



arm

# Extensible Secure SoC Platform

UKDF Workshop - Newcastle

John Goodenough  
March 17<sup>th</sup> 2022

# Arm University Program Education Kits

<b>Efficient Embedded Systems Design and Programming</b> Build the skills and experience of embedded systems, and how to implement them in a typical 10-14 week term course. <a href="#">Learn More</a>	<b>Rapid Embedded Systems Design and Programming</b> Build the skills and experience of embedded systems, and how to implement them in a typical 10-14 week term course. <a href="#">Learn More</a>	<b>Internet of Things</b> Build the skills and experience of embedded systems, and how to implement them in a typical 10-14 week term course. <a href="#">Learn More</a>
<b>Digital Signal Processing</b> Build the skills and experience of embedded systems, and how to implement them in a typical 10-14 week term course. <a href="#">Learn More</a>	<b>Real-Time Operating Systems Design and Programming</b> Build the skills and experience of embedded systems, and how to implement them in a typical 10-14 week term course. <a href="#">Learn More</a>	<b>Embedded Linux</b> Build the skills and experience of embedded systems, and how to implement them in a typical 10-14 week term course. <a href="#">Learn More</a>
<b>Introduction to System on Chip</b> Build the skills and experience of embedded systems, and how to implement them in a typical 10-14 week term course. <a href="#">Learn More</a>	<b>Advanced System on Chip Design</b> Build the skills and experience of embedded systems, and how to implement them in a typical 10-14 week term course. <a href="#">Learn More</a>	<b>Introduction to Robotic Systems</b> Build the skills and experience of embedded systems, and how to implement them in a typical 10-14 week term course. <a href="#">Learn More</a>
<b>Graphics and Mobile Gaming</b> Build the skills and experience of embedded systems, and how to implement them in a typical 10-14 week term course. <a href="#">Learn More</a>	<b>Introduction to Computer Architecture</b> Build the skills and experience of embedded systems, and how to implement them in a typical 10-14 week term course. <a href="#">Learn More</a>	<b>VLSI Fundamentals: A Practical Approach</b> Build the skills and experience of embedded systems, and how to implement them in a typical 10-14 week term course. <a href="#">Learn More</a>

- Our flagship educational offering to universities worldwide.
- Self-contained educational materials offered exclusively and at no cost to academics and teaching staff.
- Designed to be readily deployed in a typical 10-14 week term courses.
- You have the freedom to choose which modules to teach – you can use all the modules in the Education Kit or only those that are most appropriate to your teaching outcomes.
- Roadmap driven by demand from academics (pull) and Arm’s thought leadership (push).
- Equivalent for research enablement include research starter kits, reference designs/documentation, IP incl. DesignStart and Arm Flexible Access for Research

Visit: <https://www.arm.com/resources/education/education-kits>



Arm Confidential

# Online courses

<b>Course Compendium</b> Access the full collection of Arm Education Media Computer Engineering and Informatics online courses - enjoy unlimited access to ALL 50 online courses for 2 months for a single one-off payment. <a href="#">Learn More</a>	<b>Efficient Embedded Systems Design and Programming</b> Learn the design and programming of embedded systems, and how to implement them in a typical 10-14 week term course. <a href="#">Learn More</a>	<b>Rapid Embedded Systems Design and Programming</b> Learn how to accelerate the development of embedded systems and rapidly prototype various embedded applications. <a href="#">Learn More</a>
<b>Internet of Things</b> Learn IoT principles by working through a system that connects embedded sensors using commodity operations, developing skills such as app development and embedded system design. <a href="#">Learn More</a>	<b>Real-Time Operating Systems Design and Programming</b> Learn how to build RTOS systems for embedded applications, including task scheduling, memory allocation and resource management. <a href="#">Learn More</a>	<b>Introduction to System on Chip Design</b> Learn a typical SoC development process, including Arm Cortex-M based processors, which are perfectly suited for IoT needs. <a href="#">Learn More</a>
<b>Mechatronics and Robotics Course</b> Learn core concepts of mechatronics and robotics system design, as well as microcontroller programming using powerful Arm-based platforms. <a href="#">Learn More</a>	<b>Advanced System on Chip Design</b> Engage with a typical advanced SoC design process, using an Arm Cortex-A based platform, including design and implementation using standard hardware description and software programming languages. <a href="#">Learn More</a>	<b>Graphics and Mobile Gaming</b> Learn the latest graphics and game design techniques for mobile devices, with a focus on optimizing performance and reducing power consumption. <a href="#">Learn More</a>
<b>Embedded Linux</b> Learn how to configure the Linux kernel and develop custom peripheral drivers. Gain an understanding of the Linux architecture and acquire the practical skills required to build an embedded Linux system, as well as debug and profile application performance. <a href="#">Learn More</a>		

- Ten online courses to go with Education Kits delivered already – final two by 2022/3
- Similar development and maintenance beat to the Education Kits’ materials
- MOOC’ification process of our existing online courses started in Q4 FY19.
- 3 edX courses now available
  - Embedded Systems Essentials with Arm: Getting Started
  - Embedded Systems Essentials with Arm: Get Practical with Hardware
  - Build Your First IoT Application with Arm



Arm Confidential

# E-First Textbooks and Reference Titles

<b>Education Media</b> <b>Fundamentals of System-on-Chip Design on Arm Cortex-M Microcontrollers</b> TEXTBOOK David J. Greaves SOC Design	<b>Education Media</b> <b>Modern System-on-Chip Design on Arm</b> TEXTBOOK David J. Greaves SOC Design	<b>Education Media</b> <b>Embedded Systems Fundamentals with Arm Cortex-M based Microcontrollers</b> A Practical Approach Alexander G. Dean Embedded Systems Design	<b>Education Media</b> <b>Embedded Systems Fundamentals with Arm Cortex-M based Microcontrollers</b> A Practical Approach Alexander G. Dean Embedded Systems Design	<b>Education Media</b> <b>A Beginner's Guide to Designing Embedded System Applications on Arm Cortex-M Microcontrollers</b> TEXTBOOK Ariel Lutenberg, Pablo Gomez, Eric Pernia Embedded Systems Design
<b>Education Media</b> <b>Operating Systems Foundations with Linux on the Raspberry Pi</b> TEXTBOOK Wim Vandenberghe Jeremy Singer	<b>Education Media</b> <b>Digital Signal Processing using Arm Cortex-M based Microcontrollers</b> Theory and Practice Cem Ünal, M. Emin Yücel, H. Deniz Güllüoğlu Digital Signal Processing	<b>Education Media</b> <b>System-on-Chip Design with Arm Cortex-M Processors</b> Reference Book J. C. P. de Silva Embedded Systems Design	<b>Education Media</b> <b>Arm® Helium™ Technology M-Profile Vector Extension (MVE) for Arm® Cortex-M Processors</b> Reference Book J. C. P. de Silva Embedded Systems Design	

- Textbooks support Education Kits’ materials.
- Reference books are in support of wider business


<https://www.arm.com/resources/education/books>



Arm Confidential

# Arm Academic Access: A new membership model

50 universities joined already



Free-of-charge access to industry-proven IP that reduces time-to-results

All under a streamlined legal process – one Membership Agreement, then individuals/groups added to the Access Control List quickly and easily as needed. IP always available on demand



Arm Confidential

# Infomercial: Find out more:

- + **Arm Research:** <http://www.arm.com/resources/research>
  - Explore our research areas in more detail: [www.arm.com/resources/research/impact-report](http://www.arm.com/resources/research/impact-report)
  - Find out more about how to collaborate with us:  
<https://developer.arm.com/solutions/research/research-collaborations>
- + **Arm Academic Access:**
  - Increase your research impact with free access to the world's leading SoC design portfolio
  - <https://www.arm.com/resources/research/rce/academic-access>
- + **Arm Education:**
  - Helping close education and skills gaps in Computer Engineering and STEM
  - <https://www.arm.com/resources/education>

# Motivation

- + Intelligent Edge Devices optimized for domain-specific operating constraints will be a more significant component of the future compute substrate
  - Post-Moore Domain Specific Accelerator integration, secure management of data and analysis
  - Edge service operations constraints mandate aggressive power operating states and threat resistance
- + Device: Includes software stack exists within a Device Management context
- + Innovation including academic research innovation is active at a number of TRL levels
  - Integrating a variety of novel compute methods with differing PPA potential, novel sensors and security capabilities.
  - Prototyping new semiconductor materials for RF or analog processing or explore new approaches to heterogenous integration.
- + A common platform to enable innovators to focus enables more efficient innovation and a rapid pathway to deployment
- + Target a minimum 5x reduction in deployment NRE through common SoC architecture & automation
- + ***Access to IP Portfolio is necessary but not sufficient for complex modern SoC need Reference Design pattern to support research and innovation ecosystems***

# AISS/CANASTA Overview – Challenges shared in academia

- Problem Statement

- Current DoD performers & Innovation community have high NRE costs and limited expertise to design, integrate and **deploy** differentiated (SWaP optimized) Systems & SoCs which are secured with novel or emerging capabilities against a variety of Threat Vectors.
- Access to cutting edge commercial technologies or novel security IP is difficult and difficult to integrate
- It is difficult to estimate the cost of different security measures and options and trade off against system performance power and area

- DARPA's Project Goal


- 'Automated' Integration for a configurable 'secure' SoC.
  - + **Design Methodology for Secure SoC Integration** – Front End Design & SW integration Focused (*stops at Gates*)
  - + **Secure SoC Architectural Framework (in AMI\* context)**, IP Library, PoC SoC Platform PoC AMI PoC
  - + **Secure Cloud Design Infrastructure (in AMI context)** – Enterprise Architecture for SoC Design with Federated Attested AMI
  - + **Vulnerability testing** of SoC in AMI system context – define metrics/certification and test AMI/Device integration in secure factory floor emulation
- + The delivered Methodology, Architecture Framework and Example Security IP will be a commercial supported. Design flow, IP/SW Catalog, SoC Integration and Implementation tools

# Secure SoC - Ontology

Closed source and secure room strategies have acted as barriers

Security, Classic SoC and Fleet Management historic silos

## Dependency Management




## Secure SoC Composition

- + Hardware APIs
- + Software APIs
- + Service APIs
- + Protocols
- + IP packaging for reuse in tools – HW & SW
- + Floorplan/BOM Integration (eg space qual)
  
- + Research Question: Do different strategies and design patterns result in better performance easier integration and performance?


# Extensible & Configurable SoC & System Reference Architecture

Based on Extant Open Access/Open-source Design IP & Software and Industry standards



# AISS Secure SoC SE Integration

- + Enclave provides secure system services
- + Secure Boot and Configuration
- + Cryptographic
- + Common microcontroller platform
- + Common integration to RoSoC
- + Differentiate Security Capabilities – Entropy, Crypto, Introspection





# Run Time Software View

SoCs are SOFTWARE!



## Device Management




## Secure Element

# Software/Services for the AISS SoC Device



Different Software for the Secure Engine required in Different Lifecycle States

## Demonstrating PPAS

### Application Service Operation (Runtime)




## Demonstrating Zero-Trust Supply chain Provisioning & RMA




- Kernel space
- User space
- REE/TEE
- Immutable SE

# Enter the Fractal: Manufacturing flow & provisioning



# SoC Design Pattern for Aggressive Power Management


## Power domain topology



# Status – IP Available through AAA

Full Secure Engine TF-M & Application Linux stacks Booting on MPS3 FPGA Dev Board  
Platform also available with accelerator integrated on HAPS FPGA system

- Full System compatible with current AISS SoC Architecture for AP Host <> Secure Element integration
- Application Host system: Cortex-A35 MP1
- F1A Secure enclave
  - Cortex-M0+, Toot of Trust
  - 32KB ROM (implemented as RAM)
  - 128KB RAM
- System memories
  - DDR4 – 2GB QSPI flash – 8MB SRAM – 4MB
- 20MHz System Frequency
- *Compatible Fixed Virtual Prototype Model making progress*
- *Also boots in Simulation for early stage boot verification*



Legend: Supported peripheral ——— Not supported peripheral ———

# Current Software Status #2


Prototype Object Detection App Running on R-Pi 4 Linux Board

Application has high application performance dynamic range to exercise accelerator options

- + AISS representative ML/AI App
  - Object Detection built on ArmNN library
    - + Plus a load of other libraries
  - Can be Mapped to MP 1-4
  - Can be Mapped to MP + GPU/NPU
- Automated Application build world

```
while display.IsStreaming():  
    img = camera.Capture()  
    detections = net.Detect(img)  
    display.Render(img)  
    display.SetStatus("Object Detection | Network {:.0f}  
FPS".format(net.GetNetworkFPS()))
```

'Complete'  
Application Code



# Strategic Projects Program. Research into How to build SoCs


Friction-Free deployment of secure, performance/power optimized Arm devices.

Align and engage funded programs, collaborative consortia including ecosystem partners

Experienced team across technology stack, transistors through application software

Business development to bring aligned funding to academic/ecosystem consortia

Research Themes	Current Key Projects, Activities & Initiatives
<b>SoC HW &amp; SW Workflow Automation for Better Results at Reduced Design NRE</b>	AISS program key driver (2019 onward – phase 1 complete, phase 2 through 2023) Other DARPA/academic engagements OpenRoad eFabless
<b>Secure &amp; Safe Heterogenous SoC System Architectures</b>	JPL/NASA Space Flight program key driver (design study 2021, SoC to be awarded 2022) Extensible HW SW Platforms for Secure Autonomous devices (AISS/DARPA/academia)
<b>Co-Design with Cloud hosted Device Development &amp; Deployment</b>	Zero Trust Design Manufacture and Deployment Cloud hosted IP Selection Integration and Implementation for Arm SoCs (eFabless AISS OpenROAD)



# Strategic Projects – Collaborative Activities

**DARPA DR-DASH Advanced Processing Framework**  
*Dynamic Runtime Domain-Focused Advanced Software-Reconfigurable Heterogeneous SoC*

- Develop processing framework to enable efficient, dynamic, multiple-threaded advanced applications
  - SoC and compile & runtime software framework
- Enable near full-custom performance programmed by high-level language
- Refine DAP – an advanced systolic array process
  - Efficiency > TOP/s/W, reconfigure ~ 100 ns
- Embed DAP in intelligently scheduled (IS) heterogeneous processor for broad applicability
  - Best of multiple processor approaches

**Domain Adaptive Processor (DAP)**

**Advanced, Enabling Software Framework**

**Flexible, Efficient Processor**

DR-DASH SoC

ASU Arizona State University | arm | DASH Tech, IC | THE UNIVERSITY OF ARIZONA | M | WISCONSIN | WISCA

DR-DASH bills 2021-10 - p1

## Example System #1 with HPSC device


Entry, Descent, and Landing (SPLICE/TRN) + Smart Roving (MAARS)

- 100Gb/s+ per sensor data rates
- 5ms network latency allowed between sensors and data store/computing system
- 2 ms to detect communication fault and switch to redundant channel (retries could be allowed as long as latency not violated)
- Control packet rates of > 1KHz per critical device
- All sensor data time tagged to within 100us of master clock

This document has been reviewed and determined not to contain export controlled technical data.

## Advanced Provisioning

Augments simple flow with cloud generated watermarks, logic locks, security policies, ...




- Basic provisioning request from HSM to AMI as above
- HSM provisions & certifies keys
- HSM uploads provisioning records to AMI, requests advanced provisioning
- AMI proxies requests & responses between factory floor and Security Applications
  - Alternative: security applications downloaded to HSMs to run locally under AMI authorization
- HSM and device complete provisioning protocols & record final log data

## Security Properties



- Proper state transitions to protect against fault injection.
- Check for secure FSM encoding.



- PKA keys should not leak.
- PKA SRAM should be cleared after every operation.
- Ciphertext should be output only after operation is done.

- Prevent access to security assets during the debug mode.
- Preventing the leakage or misuse of any CSPs stored during debug mode.

- Read access to NVM should occur only through NVM manager.
- NVM embedded keys should not leak to output ports.

# Collaboration Opportunities

Take the Platform, Use the Platform Evolve the Platform & Tooling

Operate at the AP or Secure SCP level combine both

## Use

- + *Bolt an interesting accelerators on*
- + *Integrate a new security capability*
- + *Look at performance*
- + *Fault tolerance*
- + *Bake FPGA or Si & Deploy into a Service context*

## Evolve

- + *Extend the Design Patterns*
- + *Change the application platform topology*
- + *Power Modeling*
- + *Tooling to Render unquified RTL*
- + *Pre Silicon assurance tooling*

arm

Thank You

Danke

Gracias

Grazie

谢谢

ありがとう

Asante

Merci

감사합니다

धन्यवाद

Kiitos

شكرًا

ধন্যবাদ

תודה