# Communication the next resource war

#### Simon Moore







Power of Computation vs. Communication			
	technology node	130nm CMOS (2006)	45nm CMOS (2008)
	transfer 32b across-chip	20 computations	57 computations
	transfer 32b off-chip	260 computations	1300 computations









## Example Network-on-Chip

- low-latency speculative router prototype chip
- substantially beat Stanford designs









#### **Research Directions**

- £750k EPSRC funding...
- Build high performance reconfigurable simulator using FPGAs
  - 1000 processors
  - communication architectures
  - VLSI equivalent power measures
  - near real-time performance
- Research into languages/compilers/mapping



### µGC3 – Moore for Less

- Next meeting in Cambridge 30th Sept
- Theme: how to deliver Moore's law through better design
  - circuits & synthesis for nano CMOS
  - reliable technology on unreliable platforms
  - computer architecture
  - algorithm mapping
    - to hardware & software
    - exploiting parallelism