



System-in-Package (SiP) and the ADEPT-SiP Project

*David Pedder
TWI Ltd, Granta Park,
Great Abington, Cambridge*





ADEPT-SiP

- **SiP & Embedded Passives**
- **ADEPT-SiP Project**
 - Objectives
 - Programme
 - Partners
 - ADEPT-SiP Architecture
 - 1st test vehicle



System-in-Package

- **System-on-Chip (SOC)**
 - Low cost in volume
 - High NRE costs
 - Performance compromises
- **System-in-Package (SiP)**
 - Multiple active & passive die
 - Standard package outline
 - Stacked Die, modules, MCMs, 3D
 - Flexibility
 - Faster time-to-market
 - Lower NRE
 - Higher performance



Copyright © 2008

World Centre for Materials Joining Technology



Discrete passive components

On a typical PCB, discrete passives comprise:

- 91% of components
- 29% of solder joints
- 41% of board area
- Last year, ~ 1 trillion passives surface-mounted
- ~ 0.5 cents purchase + 1.3 cents “conversion”
- Passives numbers growing

Copyright © 2008

World Centre for Materials Joining Technology





Embedded Passives Benefits

- Improved performance
- Reduced size & weight (2 to 10 fold)
- Higher functional density
- Reduced mounted component count
- Reduced costs per function
- Reduced wiring demand
- Greater SMT throughput
- Improved reliability & EMC emissions

Copyright © 2008

World Centre for Materials Joining Technology





➤ Continuous component values



Thin-film passives

- **Substrates**
 - Silicon or glass: wafer or LAP fo
- **Ls**
 - thick Al or Cu metallisation
- **Cs**
 - MIM capacitors to 1nF/mm²
 - Pit capacitors > 25nF/mm²
- **Rs**
 - TaN, NiCr resistors



Copyright © 2008


~ 100Ω/square World Centre for Materials Joining Technology





LTCC passives

- **Substrates**
 - Multilayer glass- ceramic
- **Ls**
 - thick-film Ag alloy metallisation
- **Cs**
 - glass-ceramic
 - ferroelectric
- **Rs**
 - Thick-film resistors





Copyright © 2018 World Centre for Materials Joining Technology



PCB passives

- **Substrates**
 - FR4, HDI: panel format
- **Ls**
 - Cu metallisation
- **Cs**
 - laminate ~ 0.30nF/cm²
 - PTF ~ 3nF/cm²
 - CTF ~ 150nF/cm²
- **Rs**



Copyright © 2018 World Centre for Materials Joining Technology





ITRS Roadmap for SiP

System-in-Package (SiP) applications*

YEAR OF PRODUCTION	2004	2007	2010	2013
Technology ½ pitch (nm)	90	65	45	32
Terminals, digital	1000	2000	2000	2000
Terminals, RF	150	200	200	200
Body size, (L x W) (mm)	50	52	52	52
Terminal pitch, BGA (mm)	1.00	0.80	0.50	0.50
Terminal pitch, leadless (mm)	0.50	0.50	0.50	0.40
No. Stacked die	5	5	5	5
Total SiP die	10	10	8	6
Discrete passives chip size	0201	01005	01005	01005
Embedded passives	YES	YES	YES	YES
MSL level	2	2	2	2
Maximum reflow temperature (°C)	260	260	260	260

*ITRS 2003

Design and modelling identified as a key barrier

Copyright © 2008

World Centre for Materials Joining Technology



ADEPT-SiP

- SiP & Embedded Passives
- ADEPT-SiP Project
 - Objectives
 - Programme
 - Partners
 - ADEPT-SiP Architecture
 - 1st test vehicle

Copyright © 2008

World Centre for Materials Joining Technology





ADEPT-SiP

Advanced Design, Partitioning and Test for System-in-Package Electronics (ADEPT-SiP)

- TSB Technology Programme
- May 2006 – April 2009
- Design, Modelling & Simulation
- **Objective:** *To develop and demonstrate a right-first-time design and supply chain management methodology for novel System-in-Package electronic product functions*

Copyright © 2008

World Centre for Materials Joining Technology 



ADEPT-SiP programme

- **Technology definition**
 - Active device assembly
 - Interconnect
 - Embedded L,C,R passives
- **Technology development**
- **Technology characterisation**
 - RFOV
- **Design kit generation (PDKs)**
 - Right-first-time design
- **Technology demonstration**
 - RF application
 - Digital application

Copyright © 2008

World Centre for Materials Joining Technology 



Partners & Roles


- **TWI** - assembly, packaging, reliability, environment
- **Filtronic** - SiP & GaAs design, SiP build, end-user
- **Zarlink** - SiP & silicon design, SiP build, end-user
- **Zuken** - design tools development, supply chain
- **AWR** - RF design tools, PDK development
- **QuantumCAD** - substrate & package design
- **Wurth Elektronik** - PCB design & manufacture
- **Flomerics** - thermal & EMC modelling, supply chain
- **Leeds** - design, measurement, models, design kits

Copyright © 2008

World Centre for Materials Joining Technology 



ADEPT-SiP Architecture



Copyright © 2008

World Centre for Materials Joining Technology 

ADEPT
SIP

Substrate architecture

L
R
C } RF

core
ground
ground

C
R } Digital

$2 + 2b + 2$

Copyright © 2008 TWI
World Centre for Materials Joining Technology

ADEPT
SIP

1st test vehicle - TV1

Copyright © 2008 TWI
World Centre for Materials Joining Technology



“Design for System-in-Package”

a joint NMI/TWI Seminar

at TWI, Granta Park, Cambridge

Tuesday 3 June 2008

Papers by TechSearch, Mentor, Cadence, ASE,
AWR, STMicroelectronics, Greenwich, IMEC

For further information please contact rachel.wall@twi.co.uk
or visit www.eventsforce.net/08SiP to register online

